

# PACSystems™ RX3i

## IC695CPU310

### Central Processing Unit


GFK-2329Q  
July 26, 2006

The RX3i CPU can be used to perform real time control of machines, processes, and material handling systems. The CPU communicates with the programmer and HMI devices via a serial port using SNP Slave protocol. It communicates with I/O and smart option modules over a dual backplane bus that provides:

- High-speed, PCI backplane for fast throughput of new advanced I/O.
- Serial backplane for easy migration of existing Series 90-30 I/O

## Features

- Contains 10 Mbytes of battery-backed user memory and 10 Mbytes of non-volatile flash user memory.
- Provides access to bulk memory via reference table %W. The upper limit of this memory area can be configured to the maximum available user RAM.
- Configurable data and program memory.
- Programming in Ladder Diagram, Structured Text, Function Block Diagram, and C.
- Supports auto-located Symbolic Variables that can use any amount of user memory.
- Reference table sizes include 32Kbits for discrete %I and %Q and up to 32Kwords each for analog %AI and %AQ.
- Supports most Series 90-30 modules and expansion racks. For a list of supported I/O, Communications, Motion, and Intelligent modules, see the *PACSystems RX3i Hardware and Installation Manual*, GFK-2314.
- Supports up to 512 program blocks. Maximum size for a block is 128KB.
- Bit-in-word referencing allows you to specify individual bits in a WORD reference in retentive memory as inputs and outputs of Boolean expressions, function blocks, and calls that accept bit parameters.
- In-system upgradeable firmware.
- Two serial ports: an RS-485 serial port and an RS-232 serial port.
- Ethernet communications via the rack-based Ethernet Interface module (IC695ETM001). For details on Ethernet capabilities, refer to *TCP/IP Ethernet Communications for PACSystems User's Manual*, GFK-2224.



## Ordering Information

Description	Catalog Number
RX3i VME 300Mhz CPU	IC695CPU310
Lithium Battery Pack	IC698ACC701
Auxiliary Battery Module (optional)	IC693ACC302
RX3i Power Supplies 40 Watt High Capacity Universal AC 40 Watt High Capacity 24 VDC For additional power supplies, see the <i>PACSystems RX3i System Manual</i> , GFK-2314.	IC695PSA040 IC695PSD040
[Optional] RS-232 Cable	IC200CBL001
Rx3i Standard 12 Slot Rack	IC695CHS012
Rx3i Standard 16 Slot Rack	IC695CHS016

**Note:** For Conformal Coat option, please consult the factory for price and availability.

## Operation, Protection, and Module Status


Operation of this module can be controlled by the three-position RUN/STOP switch or remotely by an attached programmer and programming software. Program and configuration data can be locked through software passwords. The status of the CPU is indicated by the eight CPU LEDs on the front of the module. (See “LED Operation” on page 5)

## Battery

A three-cell lithium battery pack (IC698ACC701) is installed as shown in the figure below. The battery maintains program and data memory when power is removed and operates the calendar clock. When replacing the battery, be sure to install a new battery before disconnecting the old one.

**Disposal of lithium batteries must be done in accordance with federal, state, and local regulations.** Be sure to consult with the appropriate regulatory agencies before disposing of batteries.

To avoid loss of RAM memory contents, routine maintenance procedures should include scheduled replacement of the CPU's lithium battery pack. For information on estimating battery life, refer to the *PACSystems CPU Reference Manual*, GFK-2222.



Mode Switch and Battery Compartment

## Firmware Storage in Flash Memory

This CPU uses non-volatile flash memory for storing the operating system firmware. This allows firmware to be updated without disassembling the module or replacing EPROMs. The operating system firmware is updated by connecting a PC compatible computer to the module's RS-232 serial port and running the software included with the firmware upgrade kit.

## Installation

It is the responsibility of the OEM, system integrator, or end user to properly install the control system equipment for safe and reliable operation. Product manuals provide detailed information about installation, startup, and proper use of the control system equipment.

Installation should not be attempted without referring to the *PACSystems RX3i Hardware and Installation Manual*, GFK-2314.

1. Make sure that rack power is off.
2. Install the CPU module in rack 0. The CPU requires two slots and can use any slots except the highest numbered (rightmost) slot. Ensure mounting screws are tightened to completely secure the CPU in the rack.
3. Turn on power. The module should power up. When the CPU has successfully completed initialization, the OK LED stays on and the RUN and EN LEDs are off. The CPU is now ready to be programmed.
4. Connect the battery to either of the battery connectors on the module. (You can connect the battery at any step in the installation process but it will begin to drain immediately unless power is applied. To maximize battery life, install it after power has been turned on).

After the program has been verified, the mode switch can be moved to the appropriate operation mode position: RUN I/O ENABLED, RUN OUTPUT DISABLE, or STOP. The LEDs indicate the position of the mode switch and status of serial port activity. For details, see “LED Operation” on page 5.

## User RAM Memory

The CPU has 10 Mbytes of battery-backed CMOS RAM memory for user data (program, configuration, register data, and symbolic variable) storage.

## User Flash Memory

The CPU has 10 Mbytes of built-in flash memory for user data (program, configuration, register data, and symbolic variable) storage. Use of this flash memory is optional.

## Programmer Connection

The programmer can communicate with the CPU via the serial port 1, serial port 2, or the rack-based Ethernet interface.

If you connect your programmer via an Ethernet TCP/IP network, you will need a CAT5 standard Ethernet cable with RJ-45 connectors. Before connecting the programmer and RX3i to the Ethernet TCP/IP network you must set the IP address, using the Initial IP Address software tool. After setting the IP address, connect the RX3i and the computer running the programming software to the Ethernet Interface. For detailed information on programmer connection via Ethernet TCP/IP, refer to the *TCP/IP Ethernet Communications for PACSystems User's Manual*, GFK-2224.

For a description of programming functions, consult *Proficy™ Machine Edition Logic Developer-PLC Getting Started*, GFK-1918 and the software online help.

## Serial Ports

The CPU has two independent, on-board serial ports, accessed by connectors on the front of the module. These ports provide serial interfaces to external devices.

### Protocols Supported

Protocol	Port 1	Port 2
RTU (slave)	Yes	Yes
SNP Slave	Yes	Yes
Serial I/O	Yes	Yes
Firmware Upgrade	RX3i in STOP/No I/O mode	
Message Mode (C Runtime Library Functions: serial read, serial write, scanf, sprintf)	Yes	Yes

### Serial Port Baud Rates

Protocol	Port 1 (RS-232)	Port 2 (RS-485)
Modbus RTU Slave protocol	1200, 2400, 4800, 9600, 19.2K, 38.4K, 57.6K, 115.2K	
Message	1200, 2400, 4800, 9600, 19.2K, 38.4K, 57.6K, 115.2K	
Firmware Upgrade via Winloader	2400, 4800, 9600, 19.2K, 38.4K, 57.6K, 115.2K	
SNP Slave	1200, 2400, 4800, 9600, 19.2K, 38.4K, 57.6K, 115.2K	
Serial I/O	1200, 2400, 4800, 9600, 19.2K, 38.4K, 57.6K, 115.2K	

## Serial Cable Lengths and Shielding

The connection from a CPU serial port COM1 to the serial port on a computer or other serial device requires a serial cable. This connection can be made with the IC200CBL001 cable kit or you can build cables to fit the needs of your particular application. See the *PACSystems CPU Reference Manual*, GFK-2222 for more information on serial communications, cables, and converters.

Maximum cable lengths (the total length from the CPU to the last device attached to the serial cable) are:

- Port 1 (RS-232) – 15 meters (50 ft.), shielded cable optional
- Port 2 (RS-485) – 1200 meters (4000 ft.), shielded cable required

### Port 1

Port 1 (COM1) is RS-232 compatible. It has a 9-pin, female, D-sub connector with a standard pin out. This is a DCE (data communications equipment) port that allows a simple straight-through cable to connect with a standard AT-style RS-232 port.

The COM1 Active LED provides the status of serial port activity.

### Port 1 RS-232 Signals

Pin Number	Signal Name	Description
1*	NC	No Connection
2	TXD	Transmit Data
3	RXD	Receive Data
4	DSR	Data Set Ready
5	0V	Signal Ground
6	DTR	Data Terminal Ready
7	CTS	Clear To Send
8	RTS	Request to Send
9	NC	No Connection

\* Pin 1 is at the bottom right of the connector as viewed from the front of the module.

## Port 2

Port 2 (COM2) is RS-485 compatible. Port 2 has a 15-pin, female D-sub connector. This port does not support the RS-485 to RS-232 adapter (IC690ACC901). This is a DCE port.

The COM2 Active LED provides the status of serial port activity.

**Port 2 RS-485 Signals**

Pin No.	Signal Name	Description
1*	Shield	Cable Shield
2	NC	No Connection
3	NC	No Connection
4	NC	No Connection
5	+5VDC	Logic Power**
6	RTS(A)	Differential Request to Send
7	0V	Signal Ground
8	CTS(B')	Differential Clear To Send
9***	RT	Resistor Termination
10**	RD(A')	Differential Receive Data
11	RD(B')	Differential Receive Data
12	SD(A)	Differential Send Data
13	SD(B)	Differential Send Data
14	RTS(B)	Differential Request To Send
15	CTS(A')	Differential Clear To Send

\* Pin 1 is at the bottom right of the connector as viewed from the front of the module.

\*\* Pin 5 provides isolated +5VDC power (300mA maximum) for powering external options.

\*\*\* Termination resistance for the RD A' signal should be connected on units at the end of the line. To make this termination, connect a jumper between pins 9 and 10 inside the 15-pin D-shell.

## Configuration

The RX3i CPU and I/O system is configured with Machine Edition PLC-Logic Developer programming software.

The CPU verifies the actual module and rack configuration at power-up and periodically during operation. The actual configuration must be the same as the programmed configuration. Deviations are reported to the CPU alarm processor function for configured fault response. Refer to the *Proficy Machine Edition Logic Developer-PLC Getting Started Manual*, GFK-1918 and the online help for a description of configuration functions.

## Ethernet Global Data (EGD)

Each RX3i CPU supports up to 255 simultaneous Ethernet Global Data (EGD) exchanges across all Ethernet interfaces in the PLC. EGD exchanges must be configured in the programming software and stored into the CPU. The EGD configuration can also be loaded from the CPU into the programming software. Both produced and consumed exchanges can be configured. RX3i CPUs support using only part of a consumed EGD exchange. EGD exchange production and consumption can use the broadcast IP address of the local subnet.

The RX3i CPU supports 2msec EGD exchange production and timeout resolution. RX3i EGD exchanges can be configured for a production period of 0, indicating the exchange is to be produced every output scan. These "as fast as possible" exchanges are not produced more often than 2msec. RX3i CPUs support enhanced EGD freshness, providing better EGD timeliness than Series 90-30 CPU products.

During EGD configuration, RX3i Ethernet interfaces are identified by their Rack/Slot location.

## Firmware Upgrades

The CPU receives firmware upgrades through a CPU serial port. To install a firmware upgrade, connect WinLoader to the CPU RS-232 or RS-485 serial port. Since you are connecting directly to the CPU, there is no need to specify the Rack/Slot location. For upgrades to smart modules (the IC695ETM001, for example), which are performed indirectly via the CPU serial port, you must specify a rack/slot location.

## LED Operation

The following table lists the CPU LED functions during normal operation (after initialization sequence is complete).

<b>LED State</b>			<b>CPU Operating State</b>
● On	✚ Blinking	○ Off	
●	<b>CPU OK</b>	On	CPU has passed its powerup diagnostics and is functioning properly.
○	<b>CPU OK</b>	Off	CPU problem. RUN and OUTPUTS ENABLED LEDs may be blinking in an error code pattern, which can be used by technical support for troubleshooting. This condition and any error codes should be reported to your technical support representative.
✚	<b>CPU OK, OUTPUTS ENABLED, RUN</b>	Blinking in unison	CPU is in boot mode and is waiting for a firmware update through serial port.
●	<b>RUN</b>	On	CPU is in Run mode
○	<b>RUN</b>	Off	CPU is in Stop mode.
●	<b>OUTPUTS ENABLED</b>	On	Output scan is enabled.
○	<b>OUTPUTS ENABLED</b>	Off	Output scan is disabled.
●	<b>I/O FORCE</b>	On	Override is active on a bit reference.
✚	<b>BATTERY</b>	Blinking	Battery is low.
●	<b>BATTERY</b>	On	Battery is dead or not attached.
●	<b>SYSTEM FAULT</b>	On	CPU is in Stop/Faulted or Stop/Halted mode.
✚	<b>COM1</b> <b>COM2</b>	Blinking Blinking	Signal activity on port.

## Specifications\*

<b>IC695CPU310</b>	
Battery: Memory retention	For estimated battery life under various conditions, refer to the <i>PACSystems CPU Reference Manual</i> , GFK-2222.
Program storage	Up to 10 Mbytes of battery-backed RAM 10 Mbytes of non-volatile flash user memory
Power requirements	+3.3 VDC: 1.25 Amps nominal +5 VDC: 1.0 Amps nominal
Operating Temperature	0 to 60°C (32°F to 140°F)
Floating point	Yes
Boolean execution speed, typical	0.195ms per 1000 Boolean contacts/coils
Time of Day Clock accuracy	Maximum drift of 2 seconds per day
Elapsed Time Clock (internal timing) accuracy	0.01% maximum
Embedded communications	RS-232, RS-485
Serial Protocols supported	Modbus RTU Slave, SNP, Serial I/O
Backplane	Dual backplane bus support: RX3i PCI and 90-30-style serial
PCI compatibility	System designed to be electrically compliant with PCI 2.2 standard
Program blocks	Up to 512 program blocks. Maximum size for a block is 128KB.
Memory	%I and %Q: 32Kbits for discrete %AI and %AQ: configurable up to 32Kwords %W: configurable up to the maximum available user RAM Symbolic: configurable up to 10 Mbytes
* For environmental specifications and compliance to standards (for example, FCC or European Union Directives), refer to the <i>PACSystems RX3i Hardware and Installation Manual</i> , GFK-2314.	

## Release Information

IC695CPU310-EM CPU Module, Firmware Version 3.82

IC695CPU310 can be field-upgraded to firmware version 3.82 using the firmware upgrade utility. The upgrade kit, 44A752290-G14, can be downloaded at no charge from <http://www.gefanuc.com/> or purchased.

## Release History

<i>Catalog Number</i>	<i>Firmware Version</i>	<i>Date</i>
IC695CPU010-EM	3.82	July-06
IC695CPU010-EL	3.81	May-06
IC695CPU010-DK	3.52	Jan-06
IC695CPU010-DJ	3.51	Nov-05
IC695CPU010-DH	3.50	Sep-05
IC695CPU010-CG	3.12	Aug-05
IC695CPU010-CF	3.11	Jun-05
IC695CPU010-CD	3.00	Apr-05
IC695CPU010-CC	2.90	Dec-04
IC695CPU010-CB	2.80	Nov-04
IC695CPU010-CB	2.51	Nov-04
IC695CPU010-BB	2.51	Jul-04
IC695CPU010-AA	2.50 (initial release)	Jun-04

## New Features and Enhancements in Release 3.82

- **Higher precision when setting Time of Day clock.** In previous releases the value passed to the service request function, SVC\_REQ 7 (Change the Time of Day Clock), was rounded to the nearest 0.5 second. Releases 3.82 and later provide greater accuracy by no longer rounding the value passed into this service request function.
- **Boolean inputs (MAN, UP, and DN) to the PID function block are no longer required.** This provides greater compatibility with Series 90-70 operation and makes converting from a Series 90-70 project easier.

## Problems Resolved in Release 3.82

- **Improved accuracy for Ethernet Global Data timestamps when the CPU loses connection to the SNTP Server.** With releases 3.82 and later, if the source of EGD timestamps is configured to be an SNTP server but the SNTP server becomes unavailable, the CPU calculates timestamps based on the last valid synchronized time, not on the CPU clock.
- **A Jump Instruction can now be placed in middle of a logic rung,** for example, as the EQ output of a CMP REAL function block. Executing a jump from the middle of a rung will not cause the CPU to go into STOP-HALT mode. Earlier releases caused the CPU to go to STOP-HALT mode.

## CPU Restrictions and Open Issues

<i>Subject</i>	<i>Description</i>
<b>Battery installation</b>	When installing a new battery, when there currently is no battery installed, the battery must be installed while the CPU has power. Failing to follow this procedure could result in the CPU not powering up.  If a battery is installed while power is off (and there was no battery previously installed), and the CPU fails to power up, simply remove the battery, power cycle the CPU and then install the battery.
<b>Hot Swapping some Analog modules slowly may result in modules not being recognized</b>	Occasionally during a hot insertion (hot swap) of IC695 Non-Isolated Analog Input Modules, input channels may take up to 2 seconds to reflect actual input values after the module OK bit is enabled in the module status word. This delay has only occurred when the hot insertion has been done slowly (i.e. approximately 1.5 seconds to insert the module)
<b>Ethernet Disconnect During Word-for-Word Change</b>	If the Ethernet connection is broken during a word-for-word change, the programmer may not allow a subsequent word-for-word change after reconnecting due to the fact that it thinks another programmer is currently attached. If this occurs, you should go offline and then back online again.
<b>Simultaneous Clears, Loads and Stores Not Supported</b>	Currently, PACSystems CPUs do not support multiple programmers changing CPU contents at the same time. The programming software may generate an error during the operation. Simultaneous loads from a single PLC are allowed.
<b>Power Cycle During Write to Flash</b>	If the CPU is power cycled during the process of writing to flash, and is configured to power up from flash, a fault will be generated on power up.
<b>Hardware Configuration Not Equal After Changing Target Name</b>	If the user stores a hardware configuration to flash that sets "Logic/Config Power up Source" to "Always Flash" or "Conditional Flash" and then subsequently changes the name of the target in the programming software, the hardware configuration will go Not Equal and will not Verify as equal.
<b>PLC and IO Fault Tables May Need to be Cleared Twice to Clear Faulted State</b>	Both PLC and IO fault tables may need to be cleared to take the CPU out of Stop/Fault mode. If one of the tables contains a recurring fault, the order in which the tables is cleared may be significant. If the CPU is still in Stop/Fault mode after both tables are cleared, try clearing the fault tables again.
<b>Setting Force On/Off by Storing Initial Value</b>	Once a force on or force off has been stored to the PLC, the user cannot switch from force on to force off or vice-versa directly by downloading initial values. The user can turn off the force by doing a download, and then change the force on or off by another download.
<b>Number of Active Programs Returned as Zero</b>	The SNP request Return Controller Type and ID currently returns the number of active programs as zero.
<b>Serial I/O Failure at 115K During Heavy Interrupt Load</b>	Rare data corruption errors have been seen on serial communications when running at 115K under heavy interrupt load on the PLC. Under heavy load applications, users should restrict serial communications to 57K or lower.
<b>SNP ID not always provided</b>	Unlike the Series 90-30, the RX3i CPU's SNP ID will not appear in the Machine Edition programmer Show Status display. Service Request 11 will always return zeros.
<b>Second programmer can change logic while in Test &amp; Edit mode</b>	While currently active in a Test and Edit session using Machine Edition on one PC, Machine Edition running on another PC is not prevented from storing new logic to the PLC.
<b>Must Have Logic If Powering-Up From Flash</b>	If the application will configure the CPU to retrieve the contents of flash memory at power-up, be sure to include logic along with hardware configuration when saving to flash memory.

<b>Subject</b>	<b>Description</b>
<b>CPU may not detect low-battery condition</b>	<p>PACSystems CPUs may not detect a low-battery condition early enough to provide a meaningful warning to the user to replace the battery. A battery with very low capacity may still have a terminal voltage high enough to report that it is a good battery. In this case, when the battery starts supplying the memory power (battery backup), the battery voltage would quickly drop to unacceptable levels, with little warning to the user before failure.</p> <p>To insure against data loss, users should replace batteries in accordance with the guidelines provided in the CPU Reference Manual, GFK-2222. Additionally, users could save logic and hardware configuration to flash.</p>
<b>Two loss of module faults for Universal Analog Module</b>	Occasionally, the hot removal of the Universal Analog Input Module (IC695ALG600) results in two "Loss of I/O Module" faults instead of one.
<b>Power up of HSC may take as long as 20 seconds</b>	As power is applied to a 90-30 High-Speed Counter, the "module ready" bit in the status bits returned each sweep from the module may not be set for as long as 20 seconds after the first PLC sweep, even though there is no "loss of module" indication. I/O data exchanged with the module is not meaningful until this bit is set by the module. For details, see "Data Transfer Between High Speed Counter and CPU" in the <i>Series 90-30 High Speed Counter User's Manual</i> , GFK-0293C.
<b>Info fault at power up</b>	Intermittently during power-up, an Informational non-critical CPU software fault may be generated with fault extra data of 01 91 01 D6. This fault will have no effect on the normal operation of the PLC. But, if the hardware watchdog timer expires after this fault and before power has been cycled again, then the outputs of I/O modules may hold their last state, rather than defaulting to zero.
<b>Extended Memory Types for IO Triggers</b>	%R, %W and %M cannot be used as IO triggers.
<b>Possible Machine Edition inability to connect</b>	Infrequently, an attempt to connect a programmer to a PLC via Ethernet will be unsuccessful. The normal connection retry dialog will not be displayed. Rebooting the computer that is running the programmer will resolve the behavior.
<b>SNP Update Datagram message</b>	If an Update Datagram message requests 6 or less bits or bytes of data, the PLC will return a Completion Ack without Text Buffer. The protocol specifies that the returned data will be in the Completion Ack message, but it may not be.
<b>GBC30 may not resume operation after power cycle</b>	In rare instances, a GBC30 in an expansion rack may not resume normal operation after a power cycle of either the expansion rack or the main rack.
<b>Configuration of third-party modules</b>	Do not specify a length of 0 in the configuration of a third-party module. The module will not work properly in the system.
<b>Power supply status after CPU firmware update</b>	The PLC will report a "Loss of or missing option module" fault for the IC695PSD140 RX3i power supply following an update of PLC CPU firmware. Also, the slot will appear empty in the programmer's online status detail view. The power supply continues to operate normally. Power cycle to restore normal status reporting.
<b>Power supply status after power cycling</b>	Rarely, turning a power supply on or off may not result in an add or loss fault. Also, the slot will appear empty in the programmer's online status detail view. The power supply continues to operate normally. Power cycle to restore normal status reporting.
<b>"Clear All" operation may timeout</b>	<p>A Clear All to a system with a very large hardware configuration may timeout, with the error:</p> <p style="padding-left: 40px;">Error 8097: Server Error - Transfer Error: Host driver timed out. [0x6A][0x01]</p> <p style="padding-left: 40px;">The selected memory could not be cleared</p> <p>ME does not disconnect when the error occurs and a retry is usually successful.</p>
<b>Don't use multiple targets</b>	In a system in which the hardware configuration is stored from one target and logic is stored from a different target, powering-up from flash will not work. The observed behavior is that, following a power up from flash, ME reports hardware configuration and logic "not equal".
<b>Missing "Loss of terminal block" fault</b>	The IC695ALG600/608/616 analog input modules do not produce a "Loss of terminal block" fault when hardware configuration is stored or the module is hot-inserted, and the terminal block is not locked into place.



<b>Subject</b>	<b>Description</b>
<b>Sequence Store Failure</b>	In systems with very large hardware configurations, it is possible to encounter a "PLC Sequence Store Failure" error when writing the configuration to flash. To work around this error, either: <ol style="list-style-type: none"> <li>1. Perform an explicit clear of flash prior to performing the write.</li> <li>2. Increase the operation timeout used by Machine Edition software prior to performing the write.</li> </ol>
<b>IC694MDL754: Must configure module status bits</b>	Always configure 16 bits of module status when using this module. Configuring 0 bits of module status will result in invalid data in the module's ESCP status bits.
<b>IC695ALG600 Lead Resistance Compensation setting</b>	A configuration store operation will fail if a channel is configured for 3-wire RTD and Lead Resistance Compensation is set to Disabled. A Loss of Module fault will be logged in the I/O Fault table at the end of the store operation. To recover the lost module, the configuration must be changed to enable Lead Resistance Compensation and module must be power cycled.
<b>C Toolkit PlcMemCopy Documentation Incorrect</b>	This routine does allow the destination and source pointers to be outside of reference memory. If the destination points to discrete reference memory, overrides and transitions will be honored. Note that the header for PlcMemCopy has been updated in Release 3.50 of the C toolkit.

### *Issues Related to the IC695ALG626/628/728 Analog Modules with HART*

<b>HART Input Modules are not Re-acquired after CPU Firmware Update</b>	After updating the RX3i CPU firmware, Analog Input modules with HART, IC695ALG626 and IC695ALG628, are not re-acquired by the CPU. Loss of module faults are logged in the fault table and the module is unresponsive. To recover communications with the modules, power cycle the entire system or hot remove and reinsert the affected modules.
---	---

### *Issues Related to the IC693DNM200 DeviceNet Master Module*

Please see GFK-2194C or later for open issues related to the IC693DNM200 DeviceNet Master Module.

## *CPU Operational Notes*

<b>Subject</b>	<b>Description</b>
<b>Important Installation Instructions for Battery</b>	A battery is shipped with the CPU unit behind the battery door on the faceplate but it is not connected. Do not connect the battery until the CPU is installed in the rack and the rack powered on. The battery may then be attached to either of the two terminals in the battery compartment. Once that is done, the CPU may be powered down and normal battery back up operation will begin. To save battery life, do not connect the battery for the first time until the CPU is powered up.
<b>DO I/O Instruction</b>	The Series 90-30 Enhanced DO I/O instruction is converted to a standard DO I/O instruction (the ALT parameter is discarded and ignored.)
<b>Changing IP Address of Ethernet Interface While Connected</b>	Storing a hardware configuration with a new IP address to the RX3i while connected via Ethernet will succeed, then immediately disconnect because the RX3i is now using a different IP address than the Programmer. You must enter a new IP address in the Target Properties in the Machine Edition Inspector window before reconnecting.
<b>Duplicate Station Address for Modbus Will Conflict with Other Nodes</b>	The default serial protocol for the RX3i is Modbus RTU. The default Station Address is 1. If the PLC is added to a multi-drop network, care must be taken that the PLC is configured with a unique Station Address. Nodes with duplicate Station Addresses on the same network will not work correctly.

<b>Subject</b>	<b>Description</b>
<b>Timer Operation</b>	<p>Care should be taken when timers (ONDTR, TMR, and OFDTR) are used in program blocks that are NOT called every sweep. The timers accumulate time across calls to the sub-block unless they are reset. This means that they function like timers operating in a program with a much slower sweep than the timers in the main program block. For program blocks that are inactive for large periods of time, the timers should be programmed in such a manner as to account for this catch up feature.</p> <p>Related to this are timers that are skipped because of the use of the JUMP instruction. Timers that are skipped will NOT catch up and will therefore not accumulate time in the same manner as if they were executed every sweep.</p>
<b>Constant Sweep</b>	<b>Constant Sweep</b> time, when used, should be set at least 10 milliseconds greater than the normal sweep time to avoid any over-sweep conditions when monitoring or performing on-line changes with the programmer. Window completion faults will occur if the constant sweep setting is not high enough.
<b>Large Number of COMM_REQs Sent to Module in One Sweep Causes Faults</b>	A large number of COMM_REQs (typically greater than 8) sent to a given board in the same sweep may cause Module Software faults to be logged in the PLC fault table. The fault group is MOD_OTHR_SOFTWR (16t, 10h) and the error code is COMMREQ_MB_FULL_START (2). When this occurs, the "FT" output of the function block will also be set. To prevent this situation, COMM_REQs issued to a given board should be spread across multiple sweeps so that only a limited number (typically 8 or less) of COMM_REQs are sent to a given board in each sweep. In addition, the FT output parameter should be checked for errors. If the FT output is set (meaning an error has been detected), the COMM_REQ could be re-issued by the application logic.
<b>C Block Standard Math Functions Do Not Set errno</b>	In C Blocks, standard math functions (e.g. sqrt, pow, asin, acos) do not set errno to the correct value and do not return the correct value if an invalid input is provided.
<b>Upgrading Firmware</b>	<ol style="list-style-type: none"> <li>1. The process of upgrading the CPU firmware with the WinLoader utility may fail when multiple IO modules are in the main rack, due to the time it takes to power cycle the rack system. If the upgrade process fails, move the CPU to a rack without IO modules and restart the upgrade process.</li> <li>2. Winloader initial connect baud rate is fixed at 19200 baud. Note that the firmware download will occur at 115.2K baud by default.</li> <li>3. Note that if you have hyperterm open on a port, and then try to use Winloader on the same port, Winloader will often say "Waiting for Target" until the hyperterm session is closed.</li> </ol>
<b>Hot Swap</b>	Hot Swap of power supplies or CPUs is not supported in this release
<b>Serial Port Configuration COMMREQs</b>	<p>The following combination of circumstances may render serial communications with the CPU impossible:</p> <ol style="list-style-type: none"> <li>1. User configuration disables the Run/Stop switch</li> <li>2. User configures the power up mode to Run or Last</li> <li>3. Logic is stored in FLASH and user configures CPU to load from FLASH on power up</li> <li>4. User application issues COMMREQs that set the protocol on both of the serial ports to something that does not permit communications to the Machine Edition programmer.</li> </ol>
<b>Incorrect Commreq Status for Invalid Program Name</b>	The program name for PACSystems is always "LDPROG1". When another program name is used in a CommReq accessing %L memory, an Invalid Block Name (05D5) error is generated.
<b>FANUC I/O Master and Slave operation</b>	<p>Scansets on the master do not work properly for the first operation of the scanset after entering RUN mode. They do work properly for subsequent scans.</p> <p>After downloading a new hardware configuration and logic, a power cycle may be required to resume FANUC I/O operation.</p> <p>Use PLCs of similar performance in FANUC I/O networks. If a master or slave is located in an RX3i system, the other PLCs should be RX3i or Series 90-30 CPU374.</p> <p>Repeated power up/down cycles of an expansion rack containing FANUC I/O slaves may result in failure of the slaves' operation, with the RDY LED off.</p>
<b>Lost count at power up for Serial IO Processor</b>	The serial IO Processor (IC693APU305) will lose the first count after every power up or every time the module receives a configuration.

Subject	Description
<b>COMMREQ Status Words Declared in Bit Memory Types Must Be Byte-Aligned</b>	In previous releases, the CPU allowed configuration of COMMREQ Status Words in bit memory types on a non-byte-aligned boundary. Even though the given reference was not byte-aligned, the firmware would adjust it the next-lowest byte boundary before updating status bits, overwriting the bits between the alignment boundary and specified location. To ensure that the application operates as expected, release 3.50 and later requires configuration of COMMREQ Status Words in bit memory types to be byte-aligned. For example if the user specified status bit location of %I3, the CPU aligns the status bit location at %I1. Release 3.50 and later firmware requires the user to specify the appropriate aligned address (%I1) to ensure that the utilized location is appropriate for their application. Note that the actual reference location utilized is not changed, but now is explicitly stated for the user.

## Installation in Hazardous Locations

**The following information is for products bearing the UL marking for Hazardous Locations:**

- WARNING - EXPLOSION HAZARD - SUBSTITUTION OF COMPONENTS MAY IMPAIR SUITABILITY FOR CLASS I, DIVISION 2;
- WARNING - EXPLOSION HAZARD - WHEN IN HAZARDOUS LOCATIONS, TURN OFF POWER BEFORE REPLACING OR WIRING MODULES; AND
- WARNING - EXPLOSION HAZARD - DO NOT CONNECT OR DISCONNECT EQUIPMENT UNLESS POWER HAS BEEN SWITCHED OFF OR THE AREA IS KNOWN TO BE NONHAZARDOUS.
- EQUIPMENT LABELED WITH REFERENCE TO CLASS I, GROUPS A, B, C & D, DIV. 2 HAZARDOUS LOCATIONS IS SUITABLE FOR USE IN CLASS I, DIVISION 2, GROUPS A, B, C, D OR NON-HAZARDOUS LOCATIONS ONLY
- The tightening torque range for the control terminals is 9.6-11.5 in. lb. Use only wire rated for 90°C. Be sure to observe any additional ratings that are provided with the modules.
- Batteries: Replace Battery with Matsushita Part No. BR2477A Only. Use of another battery may present a risk of fire or explosion." "Caution, Battery may explode if mistreated. Do Not recharge, disassemble or dispose of in fire." The correct battery type is available as Accessory Kit IC698ACC701.